MAXM *10.7Gbps EAM Driver*

General Description

The MAX3935 is designed to drive an electro-absorption modulator (EAM) at data rates up to 10.7Gbps. It provides programmable output levels through externally adjustable bias and modulation currents. This EAM driver is fabricated with Maxim's in-house second-generation SiGe process.

The MAX3935 accepts differential ECL or ground-referenced CML clock and data-input signals. Inputs are terminated with on-chip $50Ω$ resistors. An input-data retiming latch can be used to reject input-patterndependent jitter if a clock signal is available.

The driver can modulate EAM devices at amplitudes up to 3.0Vp-p when the device impedance is 50Ω. Typical (20% to 80%) edge speeds are 34ps. The output has an on-chip 75 Ω resistor for back termination. The MAX3935 allows for an EAM bias voltage up to 1.2V.

The MAX3935 also includes an adjustable pulse-width control circuit to precompensate for asymmetrical EAM characteristics.

Applications

SONET OC-192 and SDH STM-64 Transmission Systems DWDM Metro and Long Haul Transmitters Add/Drop Multiplexer

Features

- ♦ **Single -5.2V Power Supply**
- ♦ **Low 110mA Supply Current**
- ♦ **34ps Typical Rise/Fall-Time**
- ♦ **Up to 10.7Gbps (NRZ) Operation**
- ♦ **On-Chip Termination Resistors**
- ♦ **Programmable Modulation Voltage Up to 3.0Vp-p**
- ♦ **Programmable EAM Bias Voltage Up to 1.2V**
- ♦ **Adjustable Pulse-Width Control**
- ♦ **Selectable Data Retiming Latch**
- ♦ **Modulation Enable Control**
- ♦ **ESD Protection**

Ordering Information

Typical Application Circuit

*Exposed pad

Pin Configuration appears at end of data sheet

*†*Covered by U.S. patent number 5,883,910.

MAXIM

__ *Maxim Integrated Products* **1**

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(V_{EE} = -4.9V to -5.5V ±6%, T_A = -40°C to +85°C. Typical values are at V_{EE} = -5.2V, V_{CC} = +3.3V, I_{BIAS} = 16.7mA, I_{MOD} = 83.3mA, T_A = +25°C, unless otherwise noted.) (Note 1)

DC ELECTRICAL CHARACTERISTICS (continued)

(VEE = -4.9V to -5.5V ±6%, TA = -40°C to +85°C. Typical values are at VEE = -5.2V, V_{CC} = +3.3V, I_{BIAS} = 16.7mA, I_{MOD} = 83.3mA, $TA = +25^{\circ}C$, unless otherwise noted.) (Note 1)

AC ELECTRICAL CHARACTERISTICS

(V_{EE} = -4.9V to -5.5V ±6%, T_A = -40°C to +85°C. Typical values are at V_{EE} = -5.2V, V_{CC} = +3.3V, I_{BIAS} = 16.7mA, I_{MOD} = 83.3mA, T_A = +25°C, unless otherwise noted.) (Notes 1, 4, 5)

AC ELECTRICAL CHARACTERISTICS (continued)

(V_{EE} = -4.9V to -5.5V ±6%, T_A = -40°C to +85°C. Typical values are at V_{EE} = -5.2V, V_{CC} = +3.3V, I_{BIAS} = 16.7mA, I_{MOD} = 83.3mA, T_A = +25°C, unless otherwise noted.) (Notes 1, 4, 5)

Note 1: Specifications at -40°C are guaranteed by design and characterization.

Note 2: Guaranteed by design and characterization.

Note 3: Measured using a 10.7Gbps repeating 0000 0000 1111 1111 pattern.

Note 4: AC characterization performed using the circuit in Figure 1.

Note 5: Measured using a 10.7Gbps 213 -1 PRBS with 80 0's + 80 1's input data pattern.

Note 6: For both data inputs DATA+, DATA- and clock inputs CLK+, CLK-.

Note 7: Load impedance is 50Ω in parallel with an internal 75Ω termination.

Note 8: PSRR = 20 × log₁₀ (V_{NOISE} (ON VCC)/(ΔI_{MOD} × 30Ω)). Excludes the effect of the external op amp.

14ps/div

Typical Operating Characteristics

$(T_A = +25^{\circ}C,$ unless otherwise noted.) **SUPPLY CURRENT (I_{EE}) vs. TEMPERATURE PULSE-WIDTH DISTORTION (EXCLUDES BIAS AND MODULATION CURRENTS) vs. TEMPERATURE TYPICAL DISTRIBUTION OF RISE-TIME** 150 2.5 MAX3935 toc05 MAX3935 toc04 MAX3935 toc06 60 20mA 140 PULSE-WIDTH DISTORTION (ps) 2.0 PULSE-WIDTH DISTORTION (ps) 130 50 100mA PERCENT OF UNITS (%) PERCENT OF UNITS (%) SUPPLY CURRENT (mA) SUPPLY CURRENT (mA) 120 1.5 40 110 100 30 90 1.0 20 80 70 0.5 10 60 50 0 0 -40 -20 0 20 40 60 80 -40 0 -20 20 40 60 80 32 34 35 33 36 37 38 TEMPERATURE (°C) TEMPERATURE (°C) RISE-TIME (ps) **PULSE WIDTH vs. RPWC** R PWC- (Ω)
1200 800 **TYPICAL DISTRIBUTION OF FALL-TIME MODULATION VOLTAGE vs. VMODREF** 2000 1200 1600 800 400 0 810 3.5 MAX3935 toc07 MAX3935 toc08 MAX3935 toc09 60 PULSE-WIDTH OF NEGATIVE PULSE (ps) PULSE-WIDTH OF POSITIVE PULSE (ps) PULSE-WIDTH OF NEGATIVE PULSE (ps) 3.0 790 50 MODULATION VOLTAGE (V) MODULATION VOLTAGE (V) PERCENT OF UNITS (%) PERCENT OF UNITS (%) 2.5 770 40 2.0 750 30 1.5 730 20 1.0 10 710 0.5 $\boldsymbol{0}$ 690 $\boldsymbol{0}$ 32 34 35 33 36 37 38 0 800 400 1200 1600 2000 0 0.10 0.15 0.05 0.20 0.25 0.30 FALL-TIME (ps) R PWC+ (Ω) V_{MODREF} (V) **POWER-SUPPLY REJECTION RATIO vs. FREQUENCY BIAS VOLTAGE (50**Ω**) LOAD vs. VBIASREF** 1.4 60 MAX3935 toc10 83.3mA MAX3935 toc11 55 1.2 50 1.0 BIAS VOLTAGE (V) BIAS VOLTAGE (V) 100mA 45 PSRR (dB) 0.8 40 0.6 20mA35 0.4 30 0.2 25 $\mathbf 0$ 20
0.01 0 0.10 0.15 0.05 0.20 0.25 0.30 0.1 1 10 100 1000 10000 FREQUENCY (kHz) VBIASREF (V)

Typical Operating Characteristics (continued)

MAXIM

MAX3935 **MAX3935[†]**

†

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C,$ unless otherwise noted.)

Pin Description

MAX3935 toc13

Pin Description (continued)

MAX3935 MAX3935

Figure 1. AC Characterization Circuit

Detailed Description

The MAX3935 EAM driver consists of a high-speed modulation driver and an EAM-biasing block (see Figure 3). The clock and data inputs to the modulation driver interface with ECL and CML logic levels. The modulation and bias outputs sink current to VEE at -5.2V.

The modulation output stage is composed of a highspeed differential pair and a programmable current source with a maximum modulation current of 100mA. The rise- and fall-times are typically 34ps. The modulation current is designed to produce an EAM voltage up to 3.0Vp-p when driving a 50Ω module. The 3.0Vp-p results from 100mA through 50 $Ω$ in parallel with an internal 75 Ω resistor (30 Ω).

Any loading of the EAM module with capacitance will degrade the optical output performance. Since the BIAS output is connected to the EAM, minimize the parasitic capacitance associated with this pad by using an inductor (L) to isolate the BIAS pin from the EAM.

Clock/Data Input Logic Levels

The MAX3935 is directly compatible with 0V reference CML. Other logic interfaces are possible with AC-coupling capacitors. For 0V CML of AC-coupled logic, set V_{TT} to 0V. For other DC-coupled differential signals, set V_{TT} to the common-mode input voltage.

___ 7

Figure 2. Required Input Signal, Setup/Hold-Time Definition and Output Polarity

Optional Input Data Retiming

To eliminate pattern-dependent jitter in the input data, a synchronous differential clock signal should be connected to the CLK+ and CLK- inputs, and the RTEN control input should be tied low. The input data is retimed on the rising edge of CLK+. If RTEN is tied high or left floating, the retiming function is disabled and the input data is directly connected to the output stage. Leave CLK+ and CLK- open when retiming is disabled.

Pulse-Width Control

The pulse-width control circuit can be used to minimize pulse-width distortion. The differential voltage between PWC+ and PWC- adjusts the pulse-width compensation. When PWC+ and PWC- are left open, the pulsewidth control circuit is automatically disabled.

Modulation Output Enable

The MAX3935 incorporates a modulation current enable input. When MODEN is low, the modulation output (MOD) is enabled. When MODEN is high or floating, the output is disabled. In the disabled condition, the modulation output sinks current to keep the EAM module in the high-absorption state. The typical EAM enable time is 2ns, and the typical disable time is 5ns.

Current Monitors

The MAX3935 features a bias-current monitor output (BIASMON) and a modulation-current monitor output (MODMON). The voltage at BIASMON is equal to (IBIAS \times R_{BIAS}) + V_{EE} and the voltage at MODMON is equal to $(1 \text{MOD} \times \text{RMOD}) + \text{VEE}$. IBIAS and 1MOD are shown in Figure 3. The internal resistors RBIAS and RMOD are 7.5 Ω and 3 Ω , respectively (±10%). BIASMON and MODMON should be connected to the inverting input of an op amp to program the bias and modulation current (see Design Procedure).

Design Procedure

Programming the Modulation Voltage

The EAM modulation voltage results from IMOD passing through the EAM impedance in parallel with the internal 75 $Ω$ -termination resistor.

$$
V_{MOD} \approx I_{MOD} \times \frac{Z_{EAM} \times 75\Omega}{Z_{EAM} + 75\Omega}
$$

To program the desired modulation current, connect the inverting input of an op amp (see Typical Application Circuit) to MODMON and connect the output to MODSET. Connect the positive op amp voltage supply to ground and the negative supply to VFE . The modulation current is set by connecting a reference voltage VMODREF to the noninverting input of the op amp. Refer to the Modulation Voltage vs. VMODREF graph in the Typical Operating Characteristics to select the value of VMODREF that corresponds to the required modulation current.

$$
I_{MOD} = \frac{V_{MODREF}}{3\Omega}
$$

Programming the Bias Voltage

The EAM bias voltage results from IBIAS passing through the EAM impedance in parallel with the internal 75 $Ω$ -termination resistor.

$$
V_{BIAS} \approx I_{BIAS} \times \frac{Z_{EAM} \times 75\Omega}{Z_{EAM} + 75\Omega}
$$

To program the desired EAM bias current, connect the inverting input of an op amp (see Typical Application Circuit) to BIASMON and connect the output to BIASSET. Connect the positive op amp voltage supply to ground and the negative supply to V_{EE} . The EAM bias current is set by connecting a reference voltage VBIASREF to the noninverting input of the op amp. Refer to the Bias Voltage vs. VBIASREF graph in the Typical Operating Characteristics to select the value of VBIAS that corresponds to the required EAM bias voltage.

Figure 3. Functional Diagram

$$
I_{BIAS} = \frac{V_{BIASREF}}{7.5\Omega}
$$

To keep the bias and modulation currents in compliance, the following constraint on the total current must be made for 50 $Ω$ EAM modules:

 $|V_{E}E|$ - ($|B|AS + |MOD|$) × 30 $\Omega \ge 1.55V$

External Op Amp Selection

External op amps are required for regulating the bias and modulation currents. The ability to operate from a single supply with input common-mode range extending to the negative supply rail is critical in the op amp selection. Low bias current and high PSRR are also important. Bias current to the inverting input passes through a 5kΩ resistor. This could add an error to the voltage produced by the modulation and bias currentsense resistors. The op amp gain bandwidth must be high enough to regulate at the power-supply ripple frequency on VEE.

Pulse-Width Control Setup

Two methods of control are possible when pulse predistortion is desired to minimize distortion at the receiver. The pulse width may be set with a $2k\Omega$ potentiometer (or equivalent fixed resistors) or by applying a voltage, with VEE + 1V common mode, to the PWC pins may set it. Refer to Table 1 for the desired effect of the pulse width setting.

Table 1. Pulse-Width Control

*Pin Configuration*BIASMON BIASSET TOP VIEW 32 RTEN
321 MODEN
30 GND VE VE BASSIE
321 GND 20 GND 20
20 GND 20 GN 25 BIAS y y GND GND V_{TT} 1 N.C. DATA+ 23 VEE 2 GND DATA-22 3 МАХІЛИ MODN1 21 **V_{TT}** 4 MAX3935 MOD 20 VTT 5 CLK+ 6 19 MODN2 CLK-GND 7 18 VTT 8 $\sqrt{17}$ VEE GND .
GND ≘ $\overline{-}$ $\tilde{=}$ <u>ლ</u> 14 15 $\stackrel{\textstyle\circ}{=}$ ග GND VEE N.C. PWC+ PWC-岁 MODMON MODSET CORNER GROUND PADS AND THE EXPOSED PAD MUST BE SOLDERED TO SUPPLY GROUND ON THE CIRCUIT BOARD.

Applications Information

Layout Considerations

To minimize loss and crosstalk, keep the connections between the MAX3935 output and the EAM module as short as possible. Use good high-frequency layout techniques and multilayer boards with uninterrupted ground plane to minimize EMI and crosstalk. Circuit boards should be made using low-loss dielectrics. Use controlled-impedance lines for the clock and data inputs as well as the modulation output.

Input and Output Schematics

Figure 4. Equivalent Input Circuit

Figure 5. Equivalent Output Circuit

Chip Information

TRANSISTOR COUNT: 1535 SUBSTRATE: SOI PROCESS: BIPOLAR SILICON GERMANIUM

MAX3935

†

Package Information

MAX3935 **MAX3935**

Package Information (continued)

NOTES:

Maxim makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Maxim assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "typicals" must be validated for each customer application by customer's technical experts. Maxim products are not designed, intended or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Maxim product could create a situation where personal injury or death may occur.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 *____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600*

© 2001 Maxim Integrated Products Printed USA **MAXIM** is a registered trademark of Maxim Integrated Products.